

STP1090A/STP1091 Multi-Cache Controller Addendum

**For use with
SuperSPARC and Multi-Cache Controller
User's Manual**

SPARC *Technology Business*



A Sun Microsystems, Inc Business
2550 Garcia Avenue, Mountain View, CA U S A. 94043
(408) 774-8545

Revision 1.2 - February 1995

Products Rights Notice:

Copyright © 1991-2008 Sun Microsystems, Inc. 4150 Network Circle, Santa Clara, California 95054, U.S.A. All Rights Reserved

You understand that these materials were not prepared for public release and you assume all risks in using these materials. These risks include, but are not limited to errors, inaccuracies, incompleteness and the possibility that these materials infringe or misappropriate the intellectual property right of others. You agree to assume all such risks.

THESE MATERIALS ARE PROVIDED BY THE COPYRIGHT HOLDERS AND OTHER CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS (INCLUDING ANY OF OWNER'S PARTNERS, VENDORS AND LICENSORS) BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THESE MATERIALS, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Sun, Sun Microsystems, the Sun logo, Solaris, OpenSPARC T1, OpenSPARC T2 and UltraSPARC are trademarks or registered trademarks of Sun Microsystems, Inc. in the U.S. and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the U.S. and other countries. Products bearing SPARC trademarks are based upon architecture developed by Sun Microsystems, Inc. UNIX is a registered trademark in the U.S. and other countries, exclusively licensed through X/Open Company, Ltd. The Adobe logo is a registered trademark of Adobe Systems, Incorporated. Part of the products covered by these materials may be derived from the Berkeley BSD systems licensed by the University of California. Sun Microsystems, Inc. has intellectual property rights relating to technology embodied in the product described in these materials. This distribution may include materials developed by third parties who have intellectual property rights therein. Products covered by and information contained in these materials may be controlled by U.S. Export Control laws and may be subject to the export or import laws in other countries. Nuclear, missile, chemical biological weapons or nuclear maritime end uses or end users, whether direct or indirect, are strictly prohibited. Export or reexport to countries subject to U.S. embargo or to entities identified on U.S. export exclusion lists, including, but not limited to, the denied persons and specially designated nationals lists may be prohibited.

© 1988, 1989, 1990, 1992, 1994 Sun Microsystems, Inc

2550 Garcia Avenue, Mountain View, California 94043-1100 U.S.A

All rights reserved. This product and related documentation are protected by copyright and distributed under licenses restricting its use, copying, distribution, and decompilation. No part of this product or related documentation may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any.

RESTRICTED RIGHTS LEGEND Use, duplication, or disclosure by the United States Government is subject to the restrictions set forth in DFARS 252.227-7013 (c)(1)(ii) and FAR 52.227-19

The product described in this manual may be protected by one or more U.S. patents, foreign patents, or pending applications.

TRADEMARKS

Sun, the Sun logo, Sun Microsystems and SPARC Technology Business are trademarks or registered trademarks of Sun Microsystems, Inc. in the U.S. and certain other countries. All other product names mentioned herein are the trademarks of their respective owners.

All SPARC trademarks, including the SCD Compliant Logo, are trademarks or registered trademarks of SPARC International, Inc. Multi-Cache Controller is licensed exclusively to Sun Microsystems, Inc. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc.

THIS PUBLICATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.

THIS PUBLICATION COULD INCLUDE TECHNICAL INACCURACIES OR TYPOGRAPHICAL ERRORS. CHANGES ARE PERIODICALLY ADDED TO THE INFORMATION HEREIN; THESE CHANGES WILL BE INCORPORATED IN NEW EDITIONS OF THE PUBLICATION. SUN MICROSYSTEMS, INC. MAY MAKE IMPROVEMENTS AND/OR CHANGES IN THE PRODUCT(S) AND/OR THE PROGRAM(S) DESCRIBED IN THIS PUBLICATION AT ANY TIME.

Table of Contents

B.1: External Cache Support.....	2
B 2: Multiprocessor Cache Coherence Support.....	2
B.3: MXCC 1090 - 1090A Changes	2
B.3.1 Architectural changes for bug fixes, performance and speed ..	2
B 3 2: Fixed Coherent Invalidates on first Write feature in MXCC ..	4
B.3 3 Modified PEND_ protocol for Non-Cacheable Stores	4
B.3.4. Improved Write Back Performance.....	4
B 3.5: Improved Internal Arbitration mechanism for VBus	4
B.3 6 ADDR20_ pin for 2 MB E-Cache Support	5
B.4 MXCC STP1090A-H33xxxxxx Changes.....	5
B 4.1. Failure to set Shared Bit on Owned Cache Tag Lines (XBus Mode only)	5
Bug Fix	5
B 4.2: IO Drivers:	5
B 5. MXCC STP1090A - STP1091 Changes	6
B.5.1. 1/2 MB External Cache support for MBus based systems...	6
B.5 2: New IO Cells optimized to meet greater than 90 Mhz....	6
B.5.3 Increased MTBF for Synchronizers ..	6
B.5 4: New Pinout & Package	(7 new pins)6
B 6: MXCC Revisions	7
B.7: MXCC 4.X - STP1091 Statistics.....	8

List of Tables

B-1 : MXCC Control Register	2
B-2 : MXCC Versions - JTAG CID and MBus Port	7
B-3 External Cache Configuration XBus Based Systems	7
B-4 : External Cache Configuration - MBus Based Systems	7
B-5 : MXCC 1091 Chip Statistics	8

Multi-Cache Controller Addendum

B 

This document details Multi-Cache Controller (MXCC) implementation changes between the different revisions. It is meant to be a guide to implementors and users and should be used as an addendum to the document *SuperSPARC and Multi-Cache Controller User's Manual*, available from STB. For a description of SuperSPARC-to-SuperSPARC II changes, please refer to the document *SuperSPARC II Addendum*, also available from STB. All references to SuperSPARC in this *Multi-Cache Controller Addendum* document also apply to SuperSPARC II.

The Multi-Cache Controller chip (MXCC) controls the external 2nd-level cache (E-Cache) of a SuperSPARC processor module and provides the interface for SuperSPARC to connect to the rest of the system. MXCC is designed to support both MBus-based system and XBus/XDBus-based system which have an external cache and use SuperSPARC as the processor chip.

The E-Cache is organized as a direct-map cache. Its size can be 1MB or optionally 2MB (for XBus-based system only) and 1/2 MB (for MBus-based systems). Eight 128Kx9 (or 128Kx8) pipelined SRAM chips are used for the 1MB configuration.

Shaded entries in tables indicate MXCC implementation changes pertinent to that revision.

B.1 External Cache Support

The MXCC chip can completely implement a large, directly mapped, physically addressed external cache. The MXCC serves as a single-chip interface to the level-2 MBus standard and as multiprocessor (a general-purpose packet-switched interface for the XBus) to a variety of bus standards.

Both SuperSPARC and the MXCC are optimized to work with fully pipelined cache RAMs, and they both support SPARC's total store ordering (TSO) and partial store ordering (PSO) memory models. See the *SPARC Architecture Manual* and *Memory Model* for more details.

B.2 Multiprocessor Cache Coherence Support

SuperSPARC provides built-in multiprocessor cache coherence. The protocol supports multiple-cached copies of shared data.

Bus snooping implements the coherence algorithms. All coherence protocols are based on physical addresses.

B.3 MXCC 1090 - 1090A Changes

The following are the changes put into STP1090A.

B.3.1 Architectural changes for bug fixes, performance and speed

A new Multi Command (MC) Mode for XBus Systems was added. The original MC behavior is accessible by setting a new bit in the control register.


Table B-1 MXCC Control Register

Rsvd		DBC		WI	PF	MC	PE	CE	CS	HC
31	9	8	7	6	5	4	3	2	1	0

MC: Multiple Command Enable. When this bit is set to one, MXCC is allowed to issue multiple commands without waiting for their completion.

Note - No change in Multi Command support for MBus Systems.

MXCC Functional Block Diagram



B.3.2 Fixed Coherent Invalidates on first Write feature in MXCC

First writes to clean non shared lines used to take 17 cycles but is now completed in 5 cycles. This enhancement is useful in MBus systems where earlier, first writes were done by sending out a false CI on the bus and on completion of the CI, the store would be acknowledged.

B.3.3 Modified PEND_ protocol for Non-Cacheable Stores

In MBus systems the average non-Cacheable store latency was in the order of 17 cycles, but is now 6 cycles. This enhancement also helps XBus based systems where non-Cacheable store latency is greatly reduced. Prior to this change, non-cacheable stores were dealt with like regular cacheable stores, by the assertion of PEND_ which guaranteed TSO. The current implementation now allows for the CPU's store buffer to stream out back-to-back non-cacheable stores as MXCC no longer asserts PEND_. With any other kind of store, MXCC retries it asserts PEND_. This ensures that the outstanding non-cacheable stores complete before PEND_ is deasserted allowing for any other store. MXCC continues to assert PEND_ for Cacheable stores.

B.3.4 Improved Write Back Performance

Improved Write Back performance when 1, 2 or 3 sub blocks are to be flushed. This is done by looking at all the status bits of a cache line at the same time. This enhancement helps both XBus and MBus based systems. The improvement in writeback is a function of the state of the sub-blocks, and thus varies. The advantage of faster completion of writebacks is that outstanding load/store misses can get processed faster without being blocked by a writeback in progress. This has been a major bottleneck in MXCC performance and this change alleviates the problem to some extent.

B.3.5 Improved Internal Arbitration mechanism for VBus

This helps reduce snoop data latency in MBus systems from A+18 to A+12. It also helps all systems in latencies for loads, prefetches by an order of 1-2 cycles on the average. The changes were done based on determining inherent inefficiencies in internal bus arbitration policies.

B.3 6 ADDR20_ pin for 2 MB E-Cache Support

Added ADDR20_ pin for 2 MB ECache support for XBus based systems

B.4 MXCC STP1090A-H33xxxxxx Changes

The following are the changes put into STP1090A with mask revision H33xxxxxx

B.4.1 Failure to set Shared Bit on Owned Cache Tag Lines (XBus Mode only) Bug Fix

In an XBus system, the shared bit is not being set for a foreign GetBlock. This is seen under a heavy XBUS load and with multiple processors (7 or greater). The inbound queue BIBUF gets backed up and the TCMD field in the datacycle of the GetBlock gets corrupted.

B 4.2 IO Drivers:

IO Driver enables optimized to meet greater than 75Mhz timing

B.5 MXCC STP1090A - STP1091 Changes

The following are the changes put into STP1091.

B 5.1 1/2 MB External Cache support for MBus based systems

Control register configuration to select cache size.

B.5.2 New IO Cells optimized to meet greater than 90 Mhz

B.5.3 Increased MTBF for Synchronizers

Mean Time Before Failure for clock synchronizers increased for higher frequencies.

B.5.4 New Pinout & Package (7 new pins)

Package

New package due to change in die size, bond compaction, chip capacitors on package and increased number of power and ground pins.

4 PMC Pins

Process monitor control pins for manufacturing use only.

2 Thermal Diode Pins

Thermal diode pins to aid in temperature measurements.

ADDR20_

Address <20>_ for 2 MByte address select. This pin eliminates an additional discrete component on the SuperSPARC module

B.6 MXCC Revisions

Table B-2 MXCC Versions - JTAG CID and MBus Port

Control Register	JTAG.CID	MPORT.MREV
Revision	32 Bits	4 Bits
1 X	0000302F	0
2 0	4000302F	4
2.X	5000302F	4
3 1	9000302F	9
3 3	A000302F	9
4 0	C000302F	c

Table B-3 External Cache Configuration XBus Based Systems

E-Cache Size	CS	HC
1 MB	0	0
1/2 MB	0	1
2 MB	1	0
1 MB	1	1

Table B-4 External Cache Configuration - MBus Based Systems

E-Cache Size	CS	HC
1MB	0	0
1/2 MB	0	1
1 MB	1	0
1 MB	1	1

CS : Cache Size

HC: Half Cache

1090A is 3 X and 1091 is 4 X

B.7 MXCC 4X - STP1091 Statistics

Table B-5 MXCC 1091 Chip Statistics

Description	
Target Cycle Time	90 Mhz
Die Size	12.9 x 12.9 mm
Est. Power Consumption	6.0 W
Power Supply	4.8 V
Process	0.6u GS2
Transistor Count	2.277 M
Pin out	258 Active Pads 191 VCC/VSS 1 SPARE




Figure B-1. MXCC in MBus Configuration





Figure B-2. MXCC in XBus Configuration

MXCC MBus Based Module Interface



MXCC XBus Based Module Interface